



5/15

Fig. 2b

VCC
SDA0
WP
SCL
SCL
SCL
SDA3
VSS
VSS
SDA1
SCL
SCL
SCL
SDA2
SCL
SCL
SCL
SCL
SCL
SCL
SCL <u>5</u>

<u>9</u>

<u>6</u>

VCC
SDA0
WP
SDA1
SCL
SDA2
SDA3
VSS
VSS
VCC
SDA0
WP
SDA1
SCL
SDA2
SCL
SDA3
VCC
SDA3

<u>10</u>

<u>7</u>


<u>11</u>

<u>8</u>


Vcc SDA0 WP SDA1 SCL SDA3 Vcc SDA0 WP SDA1 SCL SCL SDA2 SCL SCL

<u>12</u>











4 bit parallel address portion defines one of the serial outputs of the dispatcher. Each serial output is connected to one memory unit.


Fig. 4a


























Fig. 5d

















Fig. 6d








Fig. 7




Fig. 8